Design automation techniques are playing an important role in controlling the complexity of system design. Our work is inscribed in the design automation of microprocessor-based systems which necessitates the design of interfaces for system integration. During the interface synthesis it is required to validate the timing of a design yet to be implemented. In this paper we present a novel methodology to timing analysis that can determine tight bounds on interface path delays based on the given timing information. The timing analysis for synthesis problem is formulated as a combinatorial optimization problem using interval arithmetic techniques.
Introduction
The design of interhe circuits emphasizes the synthesis of control logic [41. Other research work 191 indicates that controller design can benefit from a delay-insensitive design methodology which produces robust circuits that behave correctly even in the presence of variations on gate and wire delays. However it is not always possible to neglect timing information corresponding to either internal circuit delays or constraints on the environment for proper circuit operation [lo]. This is particularly true in the design of microprocessor-based systems whose protocols specify deadlines to meet.
In this paper we discuss a Petri net based repmentation formalism that allows us to reason about known circuit path delays and environmental timing constraints. Although our approach shares similarities with other work in the area of interface synthesis and controller design, our aim is to break a recurrent problem encountered during synthesis: a solution must be first offered to be able to determine if it satisfies the design constraints. The main result of this paper is a novel approach to time analysis that breaks this cycle by finding bounds on the delays of the circuit to be synthesized before the actual circuit implementation takes place.
In the following section we survey related work. Our representation formalism is based on a timed Petri net which is presented in section 3. Section 4 is devoted to the discussion of the details of the timing analysis methodology. An example is given in s t i o n 5 to illustrate our approach. Finally future work is pointed in the conclusions.
Related work
A microprocessor-based system is a collection of components which operate independently of one another but are required to communicate and syncbronize with the rest of the system through communication structures called buses.
The interface design problem arises during system integration when components are blended into a single entity. In general the design of 811 interface involves not only electrical and logical signal conditioning but also protocol conversion.
MICON 131 is an expert system that designs single-board computer system from system level SpecScations. [2]) in that the time intervals are assigned to places instead of transitions, and in that different types of places are used to describe two similar but subtly different timing behaviors: environmental constraints and circuit delays. In this paper we expand on previous work and present a novel approach to timing analysis for synthesis. We present a procedure capable of determining bounds on the path delays of the interface circuit ahead of the implementation phase by using the available design timing information. It is now possible to detect specification inconsistencies prior to the implementation of the circuit, and to guide the implementation phase (i.e. time-driven partitioning, placement, and routing). Finally the obtained bounds on the interface path delays can be used to verify that the final interface circuit satisfies the design constraints. First we present the underlying timed Petri net. The set of places is partitioned into two subsets PLO and PI,. Time labels assigned to places belonging to PI,, the set of operational places, are used to model circuit delay.
MICON

Protocol specification
Timed Petri net model
Time labels assigned to places belonging to Pl,, the set of The preset (postset) of a transition t is the set of incoming places to (outgoing from) t and is denoted * t ( t o ) . The intersection of * t (or to) with PI, is denoted *to (or Po); likewise for *to and to,. The firing rule for Petri nets is extended to take into consideration the different behavior of operational and constraint places.
Firing rule: 1. A transition t is enabled when every place p E *to contains a token.
2. An enabled transition must fie immediately. When it fires. the transition sends tokens to every place p E t o and anti-tokens to every placep E -f.
3. An operational place p labelled with hp = [z-, z,,] upon receiving a token at time z makes it visible to transitions t E p * at time z + z , , where zx E hp. The token is held by the place until it is annihilated by an anti-token.
4.
A constraint place p labelled with hp = bmio. z, -1 upon receiving a token at time z, holds it during the interval [z + zmh. z + 3-1. If the constraint place receives an anti-token when it does not hold a token, it flags a constraint violation.
The use of anti-tokens is our mechanism of assigning to the places the responsibility of flagging violations. Note the asymmetry between constraint places and operational places: only tokens in operational places are necessary to enable a transition: also tokens are perdurable in operational places but not in constraint places. Not every interpretation of a Petri net describes a correct behavior of a circuit (e.g., if two successive transitions of the Petri net are labelled with the same signal transition). Usually the validity of an STG is checked by ensuring that the corresponding state graph is consistent [121. In the sequel we consider the subclass of STG's whose underlying Petri nets are marked graphs that satisfy:
Ports
1. There is at least one simple cycle containing both transitions a+ and a-.
2. In every simple cycle containing both transitions a+ and a-, the transitions alternate.
3. The= is one and only one token in every simple cycle of the graph.
The above properties reflect the fact that the protocols we are concerned with exhibit cyclic behavior. 
Timing analysis
This section discusses the timing analysis of valid timed STG's. The first problem studied in this section is constraint satisfaction, i.e.. to determine if a set of operational delays of a circuit satisfies the given timing constraints. The second problem considers a reverse form of the constraint satisfaction problem, namely given a set of known operational delays and timing constraints, determine possible values of variable operational delays. In microprocessor-based system design, the known operational delays and timing constraints correspond respectively to circuit delays and timing constraints specified in the component data sheets, while the unknown operational delays are the delays of the interface logic that is yet to be synthesized.
Time consistency
In this subsection we propose an optimization formulation to check for time-consistency of valid timed STG's. We use interval arithmetic to compute the time of occurrence of transitions due to operational places. Let I be the set of real compact intervals.
An interval operation C3 is defined by: In a marked graph, I-pl = Ip-l = 1, thus places can be drawn as links between two transitions. To make our algebra more tractable, we have adopted the convention of denoting labels associated with constraint places using the symbol A while for the labels associated with operational places we use the symbol y. Consider now transition d in + yl. zb + y2. t, + y3). In this example zi are single-point intervals but in general they can be intervals too. If there is only one operational place in -d, say the one labelled yl, the expression for T,+ becomes 7 , + yl as expected. A constraint place is timeconsistent ifi m. 11 zb -7, G A, An STG is timewnsistent iffall the constraint places are time-consistent. It is evident that to be able to calculate Eq. 1, the involved transitions must have a co"01l ancestor, i.e., there must exist a transition x such that there is a path from x to a and from x to b, otherwise it could not be possible to find bounds on 7 1 , -za and the constraint could not be satisfied (unless A, = (a, -1, the trivial constraint interval). We call such x afork transition corresponding to transitions a and b if there are two lattices whose common least upper bound is x, and with greatest lower bounds a and b respectively. The si&cance of a fork transition is that zi in Eq. 1 can be computed relative to x. To compute the time interval difference in Eq. 1, we unfold the cyclic STG starting from the initial marking. The resulting unfolded graph is acyclic and infinite. We further assume that the execution of the graph results in periodic behavior so that the unfolded graph can be analyzed by looking only at a finite subgraph [91. Figure 3 shows a simple protocol between two signals and its corresponding unfolded graph. In the initial marking (time zero) there are tokens in the places labelled with y4 and y5. (If initially the occurrences of a+ and b+ did not follow y4 and y5 as shown in Figure 3 . we could specify initial reset values yh and yso, equivalent to the reset rules in 19.11).
The time of occurrence of any event is computed as follows: starting from t i m e zero in topological order we assign a time interval of ~~~~r z e n~e to each transition in the graph. For example, the first occurrence o f a+ is within y4
while the fist occmnce of b+ is within max (y4 + yl, y5).
Note that in Figure 3 the subgraph between any two occurreflces of b+ is repeated indefinitely. Then if we want to find the differem between the ocanmces of two transitions in the same cycle, we do not need to start from time zero, but rather we can use b+ as a relative t i m e origin.
Transitions such as b+ are considered fork transition candidates to compute the t i m e separation between events in a per cycle basis. Formally to find the time separation between two transitions a and b a fork transition x is identilied such that there are two lattices in the unfolded graph starting from x and ending in a or b respectively. The time separation is computed as the interval difference between the occurrence times of b and a relative to x. For example the separation between transitions b+' and a+' in Figure 3 for any cycle i > 0 (i = 0 is the initial cycle) is mar (y2 + y4 + yl, y3 + y5) -{y2 + y4}. The fork transition of b+' and is b+'-'. The satisfaction of Eq. 1 involves solving a linear optimization program and it will be discussed in section 4.2.
b-
Constraint satisfaction problem
The strength of the time separation procedure outlined in section 4.1 is that its fonnulation lends itself to further important extensions of timing analysis for synthesis, the subject of section 4.3. In this section we discuss a methodology to solve a set of interval expressions of the form of Eq. 1 using an optimization approach.
The cmtraint satisfaction of an STG is equivalent to checking its time consistency. Therefore an STG is time consistent i f all constraint equations of the form of Eq. 1 ate satisfied. Eq.1 involves the subtraction of interval expressions, each containing a possibly nested application ofthemax function on y, ofthe unfolded graph. Thus Eq. 1 is a nonlinear interval expression. Using an approach adapted from [81. we can solve the constraint satisfaction problem by solving first a M t e set of subproblems. A subproblem is produced by choosing one of the terms from each of the mat. functions as winner. The solution of each subproblem can be formulated as a linear program which finds the minimum and m a x i " values of a linear interval expression (i.e.. with the max terms removed) subject to the y, intervals and to the conditions imposed by the choices of winners in the max terms, which are also linear expressions on y,. The solution of the original problem is the union of the solutions of all possible subproblems. Consider for example the graph shown in Figure 5 E A, the constraint place of Figure 5 is time-consistent.
Timing analysis for synthesis
During synthesis it is often the case that not all the operational delays are known since the synthesis goal is precisely to generate a circuit. The constraint satisfaction procedure outlined in section 4.2 can be used for synthesis if conservative estimates for the unknown delays are used 191. In this subsection we explain how to modify the constraint satisfaction procedure to iind bounds on the unknown operational delays.
Assume that some of the operational intervals are unknown, denoted by 6,. The constraint equations are now in terms of the known %, the unknown Si, and the constraints 4. For example let A be [O, 1001 and be unknown (the former yl) in the graph shown in Figure 5 , with the other operational intervals unchanged. There are two subproblems, corresponding to 5 y2 + y3. and to ti1 2 yz + y3. The optimization program generated by the first subproblem is: 
Example: Synchronous memory read cycle
In this section we present a simple example that illustrates the type of analysis allowed by our procedure . Figure6 shows a timed STG describing the interface between a CPU and a memory chip for the read operation. We can identify two subgraphs: The valid graph shown at the left describes the CPU synchronous read protocol, i.e., the cycle completes after a delay specified by the CPU clock (represented by yl and y2). while the right subgraph describes the memory protocol where the chip select signal cs controls the data; ya is the memory read access time. The thick links represent the interface: ti1 and S, describe delays through the selection logic; 6, and S, correspond to the interface data path. Constraints A, and Az are respectively the setup and hold times of & t with respect to the read strobe rd-. A, specifies that the memory chip should be deselected after the data have been accessed. The other constraints specify a causal ordering between the last transition of a cycle and its corresponding opposite transition in the next cycle.
Values for 'yi and Ai can be obtained fiom the manufacturer's manual sheets. Bounds on hi can be found by applying the procedure outlined in sections 4.2 and 4.3. To write the constraint equations for each constraint (IQ. l), we use one period of the unfolded acyclic graph (see Figure7) . For example the constraint equation corresponding to A2 is -T~-= S, + y , , + S, C A2. design before implementation, (ii) to guide lower synthesis stages, and (iii) to verify that the final implementation satisfies the requirements. 
Conclusions
Traditionally during synthesis the timing analysis is carried out by iteratively estimating and adjusting the values of the unknown control and data path delays. In this paper we consider the design of interfaces in microprocessor-based systems. We presented a methodology that can be used to determine tight bounds on the interface path delays in advance of the implementation phase. This information can be used advantageously (i) to detect inconsistencies in the
